MT47H128M16RT-25E:C
Ознакомьтесь c описанием продукта. Сообщить об ошибке.
MT47H128M16RT-25E:C характеристики
SDRAM, DDR2. 2GBIT, 84FBGA.
The MT47H128M16RT-25E:C is a DDR2 SDRAM, uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single READ or WRITE operation for the DDR2 SDRAM effectively consists of a single 4n-bitwide, two-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs. The x16 offering has two data strobes, one for the lower byte (LDQS, LDQS#) and one for the upper byte (UDQS, UDQS#).
Техническое описание
- MT47H128M16RT-25E:C скачать
Pdf, 7.45 KB
Вы можете купить MT47H128M16RT-25E:C от 1 штуки. Работаем с частными лицами и с юридическими лицами по безналичному расчету.
Цену MT47H128M16RT-25E:C и наличие сообщим по вашему запросу.