TPS3619-33DGKG4

The TPS3619-33DGKG4 is a Supervisory Circuit with active-low push-pull output. The supervisory circuit monitors and controls processor activity by providing backup-battery switchover for data retention of CMOS RAM. During power on, /RESET is asserted when the supply voltage (VDD or VBAT) becomes higher than 1.1V. Thereafter, the supply voltage supervisor monitors VDD and keeps /RESET output active as long as VDD remains below the threshold voltage (VIT). An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after VDD has risen above VIT. When the supply voltage drops below VIT, the output becomes active (low) again.